arm64: dts: rockchip: add rk3588 linux base dts

Signed-off-by: ZiHan Huang <zack.huang@rock-chips.com>
Change-Id: Ib59ec583e110f2fcb0599ca5c591c55e01518e44
This commit is contained in:
ZiHan Huang 2021-10-15 09:42:04 +08:00 committed by Tao Huang
parent d69e2f24c6
commit 18a99b5a86
12 changed files with 198 additions and 0 deletions

View File

@ -88,12 +88,22 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-nvr-demo-v10-linux-spi-nand.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-nvr-demo-v12-linux.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-nvr-demo-v12-linux-spi-nand.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-evb1-lp4-v10.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-evb1-lp4-v10-linux.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-evb2-lp4-v10.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-evb2-lp4-v10-linux.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-evb3-lp5-v10.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-evb3-lp5-v10-linux.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-evb4-lp4-v10.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-evb4-lp4-v10-linux.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-evb5-lp4-v10.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-evb5-lp4-v10-linux.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-evb6-lp4-v10.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-evb6-lp4-v10-linux.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588s-evb1-lp4x-v10.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588s-evb1-lp4x-v10-linux.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588s-evb2-lp5-v10.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588s-evb2-lp5-v10-linux.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588s-evb3-lp4x-v10.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588s-evb3-lp4x-v10-linux.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588s-evb4-lp4x-v10.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588s-evb4-lp4x-v10-linux.dtb

View File

@ -0,0 +1,15 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright (c) 2021 Rockchip Electronics Co., Ltd.
*
*/
/dts-v1/;
#include "rk3588-evb1-lp4.dtsi"
#include "rk3588-linux.dtsi"
/ {
model = "Rockchip RK3588 EVB1 LP4 V10 Board";
compatible = "rockchip,rk3588-evb1-lp4-v10", "rockchip,rk3588";
};

View File

@ -0,0 +1,15 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright (c) 2021 Rockchip Electronics Co., Ltd.
*
*/
/dts-v1/;
#include "rk3588-evb2-lp4.dtsi"
#include "rk3588-linux.dtsi"
/ {
model = "Rockchip RK3588 EVB2 LP4 V10 Board";
compatible = "rockchip,rk3588-evb2-lp4-v10", "rockchip,rk3588";
};

View File

@ -0,0 +1,15 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright (c) 2021 Rockchip Electronics Co., Ltd.
*
*/
/dts-v1/;
#include "rk3588-evb3-lp5.dtsi"
#include "rk3588-linux.dtsi"
/ {
model = "Rockchip RK3588 EVB3 LP5 V10 Board";
compatible = "rockchip,rk3588-evb3-lp5-v10", "rockchip,rk3588";
};

View File

@ -0,0 +1,15 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright (c) 2021 Rockchip Electronics Co., Ltd.
*
*/
/dts-v1/;
#include "rk3588-evb4-lp4.dtsi"
#include "rk3588-linux.dtsi"
/ {
model = "Rockchip RK3588 EVB4 LP4 V10 Board";
compatible = "rockchip,rk3588-evb4-lp4-v10", "rockchip,rk3588";
};

View File

@ -0,0 +1,15 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright (c) 2021 Rockchip Electronics Co., Ltd.
*
*/
/dts-v1/;
#include "rk3588-evb5-lp4.dtsi"
#include "rk3588-linux.dtsi"
/ {
model = "Rockchip RK3588 EVB4 LP4 V10 Board";
compatible = "rockchip,rk3588-evb5-lp4-v10", "rockchip,rk3588";
};

View File

@ -0,0 +1,15 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright (c) 2021 Rockchip Electronics Co., Ltd.
*
*/
/dts-v1/;
#include "rk3588-evb6-lp4.dtsi"
#include "rk3588-linux.dtsi"
/ {
model = "Rockchip RK3588 EVB6 LP4 V10 Board";
compatible = "rockchip,rk3588-evb6-lp4-v10", "rockchip,rk3588";
};

View File

@ -0,0 +1,38 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright (c) 2021 Rockchip Electronics Co., Ltd.
*
*/
/ {
chosen: chosen {
bootargs = "earlycon=uart8250,mmio32,0xfe660000 console=ttyFIQ0 root=PARTUUID=614e0000-0000 rw rootwait";
};
fiq-debugger {
compatible = "rockchip,fiq-debugger";
rockchip,serial-id = <2>;
rockchip,wake-irq = <0>;
/* If enable uart uses irq instead of fiq */
rockchip,irq-mode-enable = <1>;
rockchip,baudrate = <1500000>; /* Only 115200 and 1500000 */
interrupts = <GIC_SPI 252 IRQ_TYPE_LEVEL_LOW>;
pinctrl-names = "default";
pinctrl-0 = <&uart2m0_xfer>;
status = "okay";
};
debug: debug@81004000 {
compatible = "rockchip,debug";
reg = <0x0 0x81004000 0x0 0x1000>,
<0x0 0x81005000 0x0 0x1000>,
<0x0 0x81006000 0x0 0x1000>,
<0x0 0x81007000 0x0 0x1000>,
<0x0 0x81024000 0x0 0x1000>,
<0x0 0x81025000 0x0 0x1000>,
<0x0 0x81026000 0x0 0x1000>,
<0x0 0x81027000 0x0 0x1000>;
};
};

View File

@ -0,0 +1,15 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright (c) 2021 Rockchip Electronics Co., Ltd.
*
*/
/dts-v1/;
#include "rk3588s-evb1-lp4x.dtsi"
#include "rk3588-linux.dtsi"
/ {
model = "Rockchip RK3588S EVB1 LP4X V10 Board";
compatible = "rockchip,rk3588s-evb1-lp4x-v10", "rockchip,rk3588";
};

View File

@ -0,0 +1,15 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright (c) 2021 Rockchip Electronics Co., Ltd.
*
*/
/dts-v1/;
#include "rk3588s-evb2-lp5.dtsi"
#include "rk3588-linux.dtsi"
/ {
model = "Rockchip RK3588S EVB2 LP5 V10 Board";
compatible = "rockchip,rk3588s-evb2-lp5-v10", "rockchip,rk3588";
};

View File

@ -0,0 +1,15 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright (c) 2021 Rockchip Electronics Co., Ltd.
*
*/
/dts-v1/;
#include "rk3588s-evb3-lp4x.dtsi"
#include "rk3588-linux.dtsi"
/ {
model = "Rockchip RK3588S EVB3 LP4X V10 Board";
compatible = "rockchip,rk3588s-evb3-lp4x-v10", "rockchip,rk3588";
};

View File

@ -0,0 +1,15 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright (c) 2021 Rockchip Electronics Co., Ltd.
*
*/
/dts-v1/;
#include "rk3588s-evb4-lp4x.dtsi"
#include "rk3588-linux.dtsi"
/ {
model = "Rockchip RK3588S EVB4 LP4X V10 Board";
compatible = "rockchip,rk3588s-evb4-lp4x-v10", "rockchip,rk3588";
};