140 lines
2.0 KiB
Plaintext
Executable File
140 lines
2.0 KiB
Plaintext
Executable File
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
/*
|
|
* Copyright (c) 2021 Rockchip Electronics Co., Ltd.
|
|
*
|
|
*/
|
|
|
|
#include "dt-bindings/usb/pd.h"
|
|
#include "rk3588s.dtsi"
|
|
#include "rk3588s-orangepi.dtsi"
|
|
#include "rk3588-rk806-single.dtsi"
|
|
|
|
/ {
|
|
combophy_avdd0v85: combophy-avdd0v85 {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "combophy_avdd0v85";
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
regulator-min-microvolt = <850000>;
|
|
regulator-max-microvolt = <850000>;
|
|
vin-supply = <&vdd_0v85_s0>;
|
|
};
|
|
|
|
combophy_avdd1v8: combophy-avdd1v8 {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "combophy_avdd1v8";
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
vin-supply = <&avcc_1v8_s0>;
|
|
};
|
|
};
|
|
|
|
&pwm6 {
|
|
status = "okay";
|
|
pinctrl-names = "active";
|
|
pinctrl-0 = <&pwm6m0_pins>;
|
|
};
|
|
|
|
&pwm2 {
|
|
status = "okay";
|
|
pinctrl-names = "active";
|
|
pinctrl-0 = <&pwm2m0_pins>;
|
|
};
|
|
|
|
&backlight_1 {
|
|
status = "disabled";
|
|
};
|
|
|
|
&backlight {
|
|
status = "disabled";
|
|
};
|
|
|
|
&combphy0_ps {
|
|
status = "okay";
|
|
};
|
|
|
|
&dp0 {
|
|
status = "disabled";
|
|
};
|
|
|
|
&dp0_in_vp1 {
|
|
status = "disabled";
|
|
};
|
|
|
|
&dp0_in_vp2 {
|
|
status = "disabled";
|
|
};
|
|
|
|
&dp0_sound{
|
|
status = "disabled";
|
|
};
|
|
|
|
&spdif_tx2{
|
|
status = "okay";
|
|
};
|
|
|
|
&mipi_dcphy0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&mipi_dcphy1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&pcie2x1l1 {
|
|
status = "disabled";
|
|
};
|
|
|
|
&pcie2x1l2 {
|
|
reset-gpios = <&gpio3 RK_PD1 GPIO_ACTIVE_HIGH>;
|
|
rockchip,skip-scan-in-resume;
|
|
status = "disabled";
|
|
};
|
|
|
|
&uart9 {
|
|
status = "disabled";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&uart9m2_xfer &uart9m2_ctsn>;
|
|
};
|
|
|
|
&usbdp_phy0 {
|
|
status = "okay";
|
|
rockchip,dp-lane-mux = <2 3>;
|
|
};
|
|
|
|
&usbdp_phy0_dp {
|
|
status = "disbaled";
|
|
};
|
|
|
|
&usbdp_phy0_u3 {
|
|
status = "okay";
|
|
};
|
|
|
|
&usbdrd3_0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&usbdrd_dwc3_0 {
|
|
status = "okay";
|
|
dr_mode = "otg";
|
|
extcon = <&u2phy0>;
|
|
};
|
|
|
|
&u2phy0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&usbhost_dwc3_0 {
|
|
status = "disabled";
|
|
};
|
|
|
|
&combphy2_psu {
|
|
status = "okay";
|
|
};
|
|
|
|
&usbhost3_0 {
|
|
status = "disabled";
|
|
};
|